![]() This work presents a three-step high-speed VLSI architecture for LFSR structures, this paper proposes improved three-step LFSR architecture with both higher hardware efficiency and speed. The serial input/output operation property of LFSR structure is a bottleneck in such systems and parallel LFSR architecture is thus required. Many current functions such as Scrambling, Convolutional Coding, CRC and even Cordic or Fast Fourier Transform can be derived as Linear Feedback Shift Registers (LFSR) In high-rate digital systems such as optical communication system, throughput of 1Gbps is usually desired. Linear Feedback Shift Register (LFSR) structures are widely used in digital signal processing and communication systems, such as BCH, CRC. A wide variety of bit patterns can be generated inexpensively, including pseudo-random sequences. Likewise, because the register has a finite number of possible states, it must eventually enter a repeating cycle A linear feedback shift register (LFSR) is a shift register in which some of its outputs are connected to the input through some logic gates (typically, an XOR). These articles are abstracted from the book Bebop to the Boolean Boogie (An Unconventional Guide to Electronics) with the kind permission of the publisher. The initial value of the LFSR is called the seed, and because the operation of the register is deterministic, the stream of values produced by the register is completely determined by its current (or previous) state. Editors Note: This is the third and final portion of our introduction to Linear Feedback Shift Registers (LFSRs).
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |